Ahsfruet -Two new bipolar rms-dc convertor circuits of the computing type are presented, in which no rectifier function is required. Improved frequency response is thus obtained. RMS-to-dc computation is carried out in the current domain. To make the circuit suitable for voltage driving, a dedicated V-to-I convertor is developed. Measured 1-percent bandwidths of the rms-to-dc convertors are 35 and 22 MHz, respectively. Conversion error is less than 1 percent for crest factors up to 5.
I. INTRODUCTION
OR A long period of time true rms measurement was F carried out in the thermal domain. This method offers a wide bandwidth and good accuracy. However, the rather complex packaging does not lead to a low-cost solution. In the second place the sampling method may be mentioned, which is capable of simultaneously providing extra signal information. Although very suitable for lower frequencies, the relatively small bandwidth of the sampling-based technique often constitutes a severe drawback.
Since the availability of bipolar integrated circuit technology, accurate computation has been a challenge. Application of the translinear principle [l] , [2] often leads to elegant solutions in circuitry. Due to low-impedance levels and inherently small voltage swing, these current-mode circuits are very suitable for wide-band applications.
A well-known rms-dc convertor [3], briefly discussed in Section 11, is based on this principle but is not able to exploit this wide-band property fully. Bandwidth limitations are imposed by the rectifier itself, while at very low input voltages the translinear core is driven at a very low level of transistor currents, which causes a limitation in useful frequency range. An rms-dc convertor of the computing type, that does not need a rectifier function, was proposed in 1984 [4] . In a cross-quad input stage, voltageto-current conversion and squaring are simultaneously obtained. The advantage of very efficient transistor exploitation is, however, overshadowed by the fact that at a frequency of fs the input impedance becomes inductive, wluch, in combination with parasitic capacitance, results in a peaking all-over transfer curve.
The new rms-dc circuits [5] proposed, discussed in Section 111, operate according to the computing principle and do not require a rectifier function. Two versions are devised in which a dc bias current takes over the role of the rectifier and the high-frequency problem is overcome by separately optimizing the V -I conversion and the squaring function. The V -I conversion (Section IV) is linearized by inserting a negative resistance [6] . Moreover, base current influence is cancelled. In the squaring part current mismatch influence is reduced by using balanced circuitry. Experimental results for the two proposed circuits are compared in Section V.
A WELL-KNOWN RMS-DC CONVERTOR CONFIGURATION
In Fig. 1 an rms-dc convertor is presented in such a way that it can easily be compared with the newly proposed ones. The input current I , flows through diode-connected transistors Q, and Q,, which, in combination with Q , and Q4, constitute a so-called translinear loop. In this loop the translinear squaring operation takes place in Q, and Q,. The output current I, is the final result of the rms computation and is forced through Q,. Because of the large capacitance C we may consider I, to be a dc current. The copying function is provided by the mirror circuit. The feedback loop forces I, to be equal to the mean value of I v as a consequence of the fact that the mean value of the capacitor current is zero.
Translinear operation can be explained as follows. For the loop Q3-Ql-Q2-Q4 Kirchhoff's voltage law yields 0018-9200/88/0600-0802$01.00 01988 IEEE For all VBE's above, some 200-mV exponential relationship between the base-emitter voltage V,, and the collector current I , can be assumed. Thus (1) may be replaced by kT, I , kT, I , kT, I , kT4 I,, -In
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Assuming all transistors to operate at the same temperature T and having equal saturation currents I,, (2) can be rearranged as
This operation is more generally known as the translinear principle [l] . In Fig. 1, I ,, = I,, = I,, I,, = I,, and IC, = I,, so (3) leads to
supplied by I,, the waveform of the diode voltages will be distorted and a nonlinearity is introduced.
IMPROVED RMS-DC CONVERSION TECHNIQUES
The newly proposed rms-computing circuits essentially eliminate both these drawbacks by superimposing the acinput currents onto a dc-bias current, symbolized by I,.
A. A n RMS-DC Convertor, Version I In Fig. 2 the principle diagram of the new rms-dc convertor, version I, is shown. It is structured in the same manner as that of Fig. 1 . As before, the core Ql-Q4 is assumed to comprise identical transistors, all of them operating at the same temperature. A current I , + I, is forced through Q , and a current I , -I , through Q3 is forced by the current source 2. I,. Applying the translinear principle again, the term I," -I,' will appear [7] , in which the polarity of I , has become unimportant as long as the absolute value of I , does not exceed I,. In order to get rid of the term I,', the currents I, and Zy are also biased with I,. For the loop Q1-Q4 translinear operation results in the expression
In ( 
I,'= I,.I,= I,'
I, ' = -I,( I, -I,) + I,.I,.
Hence, averaging left and right and substituting <=I, leads to Cancelling common terms leads to 
Z,=E.
The rectifier function constitutes a drawback by limiting the useful frequency range, as mentioned before. A second drawback lies in the parallel capacitor Cp of the diodes Q , and Q3 for input currents close to zero. This capacitance needs a charging current
4(Ix + Ids) .
where Ids symbolizes the reverse saturation current of the diodes. For input currents close to zero the capacitive current is no longer negligible; for large values of dZ,/dt the same objection holds. Since the current i, has to be Until now the operation has been carried out in the current domain. A dedicated V-to-I convertor is added to deal with voltage driving. A more detailed description is given in Section IV. The most important feature of this V-to-I convertor here is the availability of balanced output currents I , -I , and I , + I, with I, proportional to Vi".
The two squaring sections, as shown in Fig. 3 , placed in parallel to fight mismatches (see Section 111-A-2) can exploit the advantage of the balanced output of the V-to-I convertor.
For the realization of the transconductance function in the output stage a general-purpose operational amplifier of 804 IEEE JOURNAL OF SOLID-STATE CIRCUITS. VOL. 23, NO. type 741 is chosen; transconductance is performed by resistor R , . A cascoded current mirror circuit Q A -Q E is implemented, which acts as a current splitter. One output drives transistor Q2 while the other places the rms result at the user's disposal.
1. Stability: At first sight in the right term of (8), Iz and I, might have opposite signs. However, the circuit is fed back and so it is of great importance that gain and phase margins are within safe limits. In order to be able to analyze the output circuit, it is represented in the block diagram of Fig It can be seen that in the first quadrant this function is monotonically decreasing, in contrast to the behavior in the second quadrant. Although interchanging the signal parts of the currents through Q2 and Q4 would mathematically lead to the same rms expression, this operation will be located in the second quadrant, and because the slope changes sign, stability cannot be guaranteed for all values of I,. For this reason in version I transistor currents of Q2 and Q4 have been chosen I, + Iz and I , -I,., respectively.
2. Mismatch Influence: Generally, translinear circuits can be rather sensitive to mismatch. In Fig. 2 two types of bias current mismatch can occur (upper-lower and upperupper) , combined with emitter-area mismatches.
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scaled by the output current before being applied to the computing section. The scaling is carried out outside the core Ql-Q4, resulting in a current I, that is principally free of nonlinearity caused by emitter-area mismatch. This technique is of particular significance. The squaring section itself remains unchanged. Now, if the signal part of transistor currents through Q, and Q , can be forced to equal ( I x / I , ) -I , and if at the same time the current of Q 2 equals a constant fraction A of I,, circuit operation is described by
As stated before, the attenuation or division operation must have taken place before entering the squaring section and it is provided by the V-to-I convertor (see Section IV).
In order to keep the currents through Q, and Q3 positive, I x / Z , must be smaller than 1. As will be shown in the next paragraph, A has a nominal value smaller than 1 and is related to both the scale factor and the maximum crest factor capability. As the mean value of the current through capacitor C is zero, will equal I,. This operation is performed by the feedback loop with I, as the rms-information carrier. After settling, I, can be considered as a dc current. The information carrying Errent ( I x / Z , )~I , passes through Q, and Q,. Substituting Iy= I , into (14) leads to the desired result:
Mismatch of upper and lower bias current sources for Q, and Q3 results in an offset in Z,, while a similar mismatch in the bias sources for Q2 and Q4 causes an offset in I,. Furthermore, mutual mismatch of the upper bias current sources works out in the same way as emitterarea mismatch.
Assuming a certain emitter-area mismatch and neglecting base current and Early influence, examination of the core of the computing circuit leads to Doubling of the input section (Q, -Q;, Q, -Q; in Fig. 3 ) creates a gain cell structure, which inherently eliminates the offset in Z , . (It can be proven that emitter-area mismatch in the doubled section only leads to a second-order nonlinearity). It is possible to solve the main nonlinearity problem by trimming one of the bias current sources once (an automatic periodical trimming system was devised in order to carry out the required measurements (see Sec-
Note that during this calculation, in contrast to version I, it was not necessary to cancel any common terms.
Maximum Crest Factor:
The crest factor CF of any periodical signal is defined as top value
The maximum value of f x / Z , being 1, the maximum crest factor CF,, results in 1 It follows that (15) can be expressed as
The version I1 circuit was designed for a maximum crest factor of 5, which requires A to be 24/25. 2. Influence of Mismatches: Assuming a certain emitterarea mismatch and neglecting base current influence, a straightforward translinear analysis of the circuit of Fig. 6 yields 1 tion V)).
B. A Second Technique Not Requiring Trimming, Version ZI
The principle diagram of the second version is presented in Fig. 6 . The relatively high mismatch sensitivity of the circuit discussed above constitutes a severe drawback. So a second version was devised in which the input current is .E ._ node P is virtually grounded. The input voltage source Vi,,, which is assumed to have zero output impedance, is to first order converted to an input current by resistor R,:
In contrast to version I, emitter-area mismatch in version I1 does not affect linearity. It only changes the scale factor.
Mismatch in current sources of course results in a similar effect.
Due to these measures periodical trimming can be omitted. This freedom from trimming is a major advantage of version I1 over version I. Fig. 7 shows the circuit of version I1 with a doubled input section.
IV. A DEDICATED V-TO-I CONVERTOR
As was mentioned before, a special V-Z convertor is developed to drive the rms-computing section. This convertor will turn out to be an attractive interfacing building block for analog signal processing [6] . The principle circuit is shown in Fig. 8 .
The nonlinear properties of the diode-connected transistors Q,, and Q12, however, prevent exact linear V-to-Z conversion. Linear conversion can be obtained by the insertion of a negative resistance of magnitude -R,.
(dotted in Fig. 8 ) between emitter Q,, and ground. As is illustrated in Fig. 9 , this combination acts as an ideal current source.
The required negative resistance is provided by the circuit of Fig. 10 , which was earlier reported on in [lo] . Measured at the collectors of Q,, and Q16, the negative resistance includes the emitter input resistances of Q15 and (c) Overall equivalent of input circuit. Q16. Diode-connected transistors Q17 and Q,, were added to compensate for this effect, so the impedance at the collectors of Q17 and Q18 now exactly equals -R,. Thus perfectly linear conversion is obtained. The V-to-I convertor has to yield output currents of which the signal part ( Z x ) should be an exact copy of the input signal part ( Vin/R ,). The translinear relation for Q11-Q14 in Fig. 8 (at first neglecting base currents) reads
which leads to the wanted relation Now if base currents are taken into account, both dc (carrier) currents in the inner branch (Qll,Q12) and dc (carrier) currents in the outer branch ( e l 3 , QI4) will mutually differ, as is illustrated in Fig. ll(a) . Note that the combination of input voltage source, conversion resistor R,, and the negative resistance -R, does not affect the dc conditions.
If, for simplicity, equal p for all transistors and unaffected signal (modulation) currents of opposite polarity are assumed, the translinear relation for the loop Q11-Ql4 may be written as { P / ( P +1)12(11 + ~1 1 -1 i n ) ( I 2 -'12 + 1.x) = { P / ( P + 1) 12( 11 -~1 1 + 1in)(12 + ~1 2 -1.x) (23)
Elaboration of (23) shows that difference currents AZl and So it has to be seen to that mutual symmetry of dc currents through Q,, and Q,,, respectively, through Q,, and Q14 is guaranteed.
A . Base Current Compensation
The difference between collector currents of Q,, and e,,, caused by the base current of Q,,, can easily be cancelled by adapting the bias source at node P by means of an extra dc source I , as indicated in Fig. ll(b) . If I , equals 2.1,/( p + 1) and the upper current source of the input branch is modified to 2. I , -2. I , /( p + l), equal dc currents through Q,, and Q12 as well as equal dc currents through Q13 and Q14 are obtained (Fig. ll(b) ). Note that now the signal-to-bias relation is the same as in the ideal case and condition (22) is met again [9]. The source I , can simply be derived from the base current of a transistor biased at 2.1,.
An elegant way to subtract a current 2.12/(/3 +1) from the source 2.Z, is obtained by adding the cascode transistors Q19 and as is shown in Fig. 12 . Moreover, a substantial improvement of output impedance of the convertor is obtained.
This base current compensation technique is valid as long as ac-p and dc-/3 are nominally equal, which condition is roughly satisfied for frequencies below fp. For maximum bandwidth and minimum influence of emitter series resistances, currents I , and I , are chosen equal with a nominal magnitude of I,. The influence of emitter-area mismatch can generally be adequately cancelled by a PTAT-voltage source [lo] , inserted in the translinear loop. In the case in question the emitter-area mismatch may be efficiently reduced by (nonsynchronously) interchanging input and ground node during operation.
B. Current Division by Means of a V -I Convertor
Inspection of the signal part of the output current (Fig.  12 ), given as:
leads to the conclusion that multiplication may be obtained by means of I , while division or attenuation may be obtained by means of I,. In the version I1 rms-dc convertor (Fig. 7 ) the V-Z convertor must include a dividing function because the input current must be scaled by the output current I , as becomes clear from (14). Therefore special attention is given to the dividing function. This operation is more difficult to obtain than the multiplication function because of the fact that all three input circuit bias currents ( I , in Fig. 8) have to be controlled accurately and simultaneously in a ratio 2 : 1 : 1. Moreover this ratio has to cover a wide dynamic range. For this goal a special control circuit is devised. In Fig. 13 the principle circuit is presented in which the required ratio is determined by an accurate n-p-n mirror. Optimum tracking performance of both n-p-n and p-n-p mirrors is achieved by applying cascoding transistors, emitter degeneration, base current compensation, and common centroid layout techniques. Fig. 14 presents the complete current controlling circuit. Measured tracking accuracy was better than 0.1 percent for I, =10 pA up to I, = 1 mA.
C. Experimental Results of the V -I Convertor
The circuit of Fig. 12 was tested for H F performance at I , = I2 = 150 pA and R , = 1 ka. The output currents were passed through 5 0 4 resistors and the resulting differential voltage was measured. The -3-dB small-signal bandwidth was 85 MHz and the -1-percent bandwidth, of more significance for precision applications, was measured as 25 MHz. The low-frequency linearity was observed as being better than 0.5 percent for signal amplitudes up to 90 percent of full scale. Fig. 16 presents the complete version I rms-dc convertor, which was constructed with transistor arrays, fabricated in a standard bipolar process ( f T = 300 MHz). The bias current I , was 0.5 mA and +9-V supply voltages were applied. Conversion resistor R , was chosen as 2 ka.
v. EXPERIMENTAL RESULTS OF BOTH TYPES OF

RMS-DC CONVERTORS
A . Experimental Results of Version I
An extra (Darlington) transistor Q H was placed in the squaring part in order to minimize the influence of the loading effect of the base current of Q 2 . To prevent parasitic oscillation a small capacitor could be placed in parallel with the base-emitter junction of Q H . The theoretical behavior of the output current I, as a function of Kn,peak and the crest factor is presented in Fig. 17(a) and (b), respectively.
The upper measuring level (Fig. 17(b) ) is determined by the maximum input voltage (I; R c ) . The lower measuring level is limited by the matching inaccuracy of the current sources 2.1, and I, in the output stage which amounts to 2 percent; this mismatch will result in an offset of I , as was mentioned before. For this reason the linearity error is determined by comparing the measured curve with a straight line through the 20-and 80-percent full-scale values. Fig. 18(a) -(e) shows the measured linearity error as a function of a dc input, a 100-Hz sine-wave input, and a pulse-shaped input (period time 10 ms) with duty cycles of 25, 10, and 4 percent (crest factors of 2, 3.16, and 5, respectively). The deviation is normalized on the full-scale value, which depends on the actual crest factor. The peak value of the linearity error, measured between 10 and 100 percent of the input scale, is approximately 1 percent for input signals with a crest factor up to 5, as is listed in Table 1 . FS curve was cursorily observed to be 35 MHz. All transfer curves show a -10-percent bandwidth of more than 50 MHz.
B. Experimental Results of Version I1
In Fig. 20 the complete version I1 rms-dc convertor is shown, in which for simplicity the current driving circuit of Fig. 14 is represented in a symbolic way. This circuit was completely integrated on our analog cell-based transistor array (ACBA) [ll] , which is fabricated in a standard 18-V 500-MHz process. The bias current I,] amounts to 0.25 mA and supply voltages were + 6 V. In the squaring section transistors Q A B c are added to make the nominal collector-base voltages of Q,, Q;, Q 3 , Qi, and Q, all equal to just one VBE. proven that for input voltages smaller than V,.ln{ (1 + CF/CF,,)/(l-CF/CFm,)} (28) beside the normally expected value of Z,, the value Z, = 0 also becomes a valid output signal. To prevent this hysteresis, a small input offset current (e.g., 5 PA) can be added. However, the lower part of the scale then remains unreliable, so (28) finally determines the lower useful measuring level of the circuit. In Fig. 22(a) -(e) the measured linearity equal to (CF)-200 mV. Table I1 depicts the measured error is shown for various input-signal C F values and as a peak value of the linearity error. function of the rms-input-signal value. Note that the maxiThe frequency response (Fig. 23) is measured for sinemum input voltage is related to the crest factor of the shaped input signals with an amplitude of 20-, 50-, and input signal in conformity with (27) . For this reason the %)-percent full scale. In contrast to version I, transfer linearity error is measured at a maximum input voltage curves now show a rather strong dependency on the ampli- 
VI. CONCLUSIONS
In computational circuits for wide-band rms-dc conversion implemented on the basis of the translinear principle, the rectifier function can be adequately avoided. The high-frequency performance of both newly devised versions of rms-dc conversion is much improved with respect to existing circuit solutions. However, for small signals, the bandwidth of version I1 is decreased by the low bias setting, imposed on the V -I convertor by the feedback loop. Higher bias currents would improve the bandwidth. Emitter-area mismatch in version I needs (automatic) periodical trimming. In version I1 mismatch influence cancelling is obtained by scaling input and output current to one another. Scaling of input current is carried out by exploiting the current-dividing feature of a translinear V-to-Z convertor and leads to freedom from trimming at the cost of some bandwidth.
